View KE5BLME008_8308360.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

version 1.0.1 proprietary and confidential longest match engine KE5BLME008 kawasaki lsi u.s.a., inc.
version 1.0.1 proprietary and confidential table of contents 1. features ................................ ................................ ................................ .......................... 1 block diagram ................................ ................................ ................................ ................ 2 3. pin assignment and description ................................ ................................ .................... 3 3.1. pin assignment: diagram ................................ ................................ ........................... 3 3.2. pin assignment: list ................................ ................................ ................................ . 4 3.3. pin descriptions ................................ ................................ ................................ ......... 6 4. functional descriptions ................................ ................................ ................................ . 8 4.1. overview ................................ ................................ ................................ ................... 8 4.2. reset ................................ ................................ ................................ ......................... 8 4.3. initialization ................................ ................................ ................................ .............. 9 4.4. data insertion ................................ ................................ ................................ ............ 9 4.5. search ................................ ................................ ................................ ....................... 9 4.6. data deletion ................................ ................................ ................................ ........... 12 4.7. search via cpu port ................................ ................................ ................................ 12 4.8. interruption ................................ ................................ ................................ .............. 12 4.9. typical operational flow ................................ ................................ ........................ 13 5. dram ................................ ................................ ................................ ........................... 17 5.1. dram specification ................................ ................................ ............................... 17 5.2. connecting to dram ................................ ................................ .............................. 17 6. register ................................ ................................ ................................ ......................... 18 6.1. register map ................................ ................................ ................................ ........... 18 6.2. register description ................................ ................................ ................................ 18 7. command description ................................ ................................ ................................ . 21 8. package outline ................................ ................................ ................................ ............ 27 9. electrical characteristics ................................ ................................ ............................. 28 9.1. absolute maximum rating ................................ ................................ ...................... 28 9.2. operating co nditions ................................ ................................ ............................... 28 9.3. dc characteristics ................................ ................................ ................................ ... 28 9.4. ac characteristics ................................ ................................ ................................ ... 29
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 1 1. features the KE5BLME008 provides the best solution to a high-speed route search with the following functions: ? the device can store 8,192-route prefixes. ? maximum clock frequency: 66 mhz. ? ? ? maximum 4.1 mpps (packet per sec. at 66mhz clock) ? 330 ns (hit flag; match length output) 420 ns (associative data output) ? ? cpu port: 16 bit input port: 32 bit output port: 16 bit ? 16mbit edo dram ? ? lvttl ? single 3.3v 0.3v supply ? lqfp 176 pin package ?
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 2 block diagram fig. 2.1 block diagram dat[15 : 0] add[3 : 0] cen rwn rstn irqn out[15 : 0] mdonen hon oen fln amfln mle[4 : 0] clk srchn sdat[3 1 :0] ccmpn dadd[9 :0] ddat[15 : 0] dwen dras dcas registers search table 8k entries ins / del queue dram control control logic cpu port dram port input port output port mloen dri odonen
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 3 3. pin assignment and description 3.1. pin assignment: diagram fig. 3.1 pin assignment 44 1 index 132 89 176 133 45 88 ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 4 3.2. pin assignment : list table 3.1 pin assignment
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 5 table 3.1 pin assignment ( cont?d)
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 6 3.3. pin description pin name attribute description # of pins clk clock input lvttl clk is the master clock input. input signals refer to the rising edge of clk. 1 srchn search enable input lvttl srchn enables a search operation; search commences when low is signaled. 1 inp<31:0> input bus input lvttl inp<31:0> is a 32-bit input bus used for search key inputs. 32 out<15:0> output bus output lvttl out<15:0>, a 16-bit output bus, outputs the associate data. 16 oen output enable input lvttl oen controls out<15:0>. oen low enables out<15:0> ; and oen high enables high-z. 1 odonen output done output lvttl odonen low active indicates that the associate data is output to the out <15:0> after a search. 1 hon hit output output lvttl hon outputs a search result. low indicates a hit; high indicates a miss hit. 1 mle<4:0> match length output lvttl mle outputs match-length information (prefix lengh-1) between the data stored in the table and the relevant search key. 5 mloen match length output enable input lvttl mloen controls mle<4:0> output enable. low enables mle<4:0>; high changes it to high-z. 1 mdonen mle done output lvttl mdonen low indicates that the completion of the search, outputting the match length to mle<4:0>. 1 rstn reset input lvttl rstn input low resets the hardware. 1 irqn interrupt request output open drain irqn indicates low when an interrupt condition occurs in the cntl register. 1 ccmpn command execution completion output lvttl ccmpn signals high during the command operation executed via cpu port, and signals low upon the completion of its execution. 1
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 7 pin name attribute description # of pins add<3:0> cpu port address input lvttl add<3:0> is a register address. 4 dat<15:0> cpu port data bus input lvttl dat<15:0> is an input/output data bus for a cpu port. 16 cen cpu port enable input lvttl cen serves as the cpu port access; cen low enables the input operations of data and command. 1 rwn read/write input lvttl rwn determines the direction of the cpu bus; rwn low selects ?write? cycle, and rwn high ?read? cycle. 1 fln full output lvttl fln outputs low when all entries are filled with valid data. 1 amfln almost full output lvttl amfln outputs low when reaching ?almost full?; the number of entries is equal to or exceeds the value stored in the almost full register. 1 dadd <9:0> dram address output lvttl dadd outputs dram address. ensure that it is connected to the dram address pins. 10 ddat <15:0> dram data input/output lvttl ddat <15:0> is a bi-directional data bus to dram. ensure that it is connected to the dram data input/output. 16 dwen dram write enable output lvttl dwen is a dram write enable signal. ensure that it is connected to the dram write enable input. 1 dras dram ras output lvttl dras is a row address select signal to the dram. ensure that it is connected to the ras pin of dram. 1 dcas dram cas output lvttl dcas is a column address select signal to the dram. ensure that it is connected to the relevant cas pin of dram. 1 dri ras timing input input lvttl ras timing input controls dram timing. ensure that it is connected to the dras pin. 1 vdd supply the voltage required is 3.3v. 21 gnd ground ground pin. 38
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 8 4. functional descriptions 4.1. overview kl5blme008 is a search device for 32-bit ip address searches in ip routing applications. its capability extends beyond a simple lookup of data entries stored in a routing table. with its compatibility with the cidr (classless inter-domain routing), it outputs associated data for the longest match data when there are multiple matching entries. KE5BLME008 also has the search capability of finding the exact 32-bit match for searching the host address. moreover, lme008 provides a solution to routes having the same address with different prefix length. let us assume, for instance, the presence of both 192.1.0.0/16 and 192.1.0.0/24 in a routing table; the search key of 192.1.1.2 outputs associated data relative to 192.1.0.0/16 whereas the search key of 192.1.0.3 outputs ones relative to 192.1.0.0/24. kl5blme008 is a triple-port architecture equipped with task-specific ports: input port conducting a search, output port effecting a result, and cpu port executing commands and accessing to a register. this triple-port architecture facilities insertion and deletions of entries without interrupting a search operation. in order to store data, lme008 operates with an external 16mbit edo dram. memory control operations such as dram accesses and refresh are, however, controlled by the device itself. 4.2. reset the lme008 device requires a reset after chip power up. a reset can be applied by either supplying a low pulse to the rstn pins or writing any data onto a reset register. the values reassigned for both pins and registers are as follows: registers pins cntl: 0000b irqn: high-z stat0: 1x00b fln: high stat1: 0000b amfln: high pr0 ? rr2: unknown ccmpn: low almost full address: 0fffh odonen: high refresh counter constant : 000001b (01h) mdonen: high hon: high dwen : high doen: high dras: high dcas: high
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 9 4.3. initialization after resetting the device, execute the initialize command, which is required for data to be properly inserted into the device. the execution of this command requires approximately 7.8s at 66mhz clock. before proceeding with the subsequent commands, check anew by monitoring the ccmpn pin whether the initialization process has been completed. 4.4. data insertion to enter data in the table, use the insert command. ensure that the ip address is set to wr0- 1, the associated data to wr2, and pl (prefix length ?1) to wr4. example: when inserting 192.1.2.0/24 with associated data 3456h, enter the following. wr0: 0200h (2.0) wr1: c001h (192.1) wr2: 3456h wr4: 0017h (23 = 24?1) ensure that the value entered in wr4 is the prefix-length minus 1, not the prefix-length itself. the completion of the insert command is confirmed by a low signal on the ccmpn pin. proceed with the subsequent commands after checking the ccmpn status. lme008 is capable of storing the exact data match, i.e., the entry data hitting only when all the 32 bits coincide with the input key data. when inserting exact match data, set 31 to wr4 (pl). this particular function is useful for storing the host address in the table. 4.5. search to conduct a longest match search, apply data to inp [31:0], and set a srchn pin low (see fig.4.1). at the 22nd clock after starting a search, mdonen will be changed to low, allowing both mle [4:0] and hon to output. mle [4:0] output should be equal to the match length minus one. that is to say, mle [4:0] is the maximum value of the match length of a search key minus 1. the hon status indicates a lookup result, with low a hit, and high as a miss hit. mdonen will revert from high to low after 4 clock cycles, while both mle [4:0] and hon will be held until the next lookup result. at the 28th clock after starting a search, odonen will be changed into low, allowing out [15:0] to output associated data. if the search results in a miss match, the value pre-registered at the default associated data will be returned. odonen will revert from high to low after 4 clock cycles, whereas out [15:0] will be held until the next result. for instance, let us assume the presence of the following data in the table:
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 10 133.5.0.0/16 [associated data: 1111h] 133.5.16.0/24 [associated data: 2222h] cf. default associated data: 0000h the result is as follows: search key result hon status mle[4:0] out[15:0] 133.5.16.2 hit at 133.5.16.0/24 low 23 (17h) 2222h 133.5.17.3 hit at 133.5.0.0/16 low 15 (0fh) 1111h 133.6.0.1 miss hit* high 0 0000h note: ?*? indicates that133.5.0.0 and 133.6.0.1 have the matching length of 14-bits; a miss hit occurs because the matching length is shorter than the registered value of ?16.?
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 11 clk srchn inp<31:0> hon mdonen mle<4:0> odonen out<15:0> 28 clocks 4 clocks key1 key2 search result of key 1 search result of key 1 search result of key 1 search result of key 2 search result of key 2 search result of key 2 16 clocks min. 4 clocks 22 clocks 22 clocks 28 clocks fig. 4.1 search timing
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 12 4.6. data deletion to delete data from the table, use the delete command. ensure that the ip address is set to wr0- 1, and pl to wr4 with a prefix-length minus 1 before executing the commands. example: if deleting 192.1.2.0/24, set the registers as follows. wr0: 0200h (2.0) wr1: c001h (192.1) wr4: 0017h (23 = 24?1) notes: l ensure that the value set to wr4 is the prefix-length minus 1, not the prefix-length itself. l no deletion can be performed if the value entered to wr4 differs from that of the initial entry. for instance, if 0018h is entered to wr4 followed by the delete command execution, 192.1.2.0/24 will not be deleted and will remain in the table. the completion of the delete command will be confirmed by a low status of ccmpn pin. before proceeding with the subsequent commands, check anew to confirm that the delete command execution has finished. 4.7. search via cpu port a search can be performed with the cpu port commands, independently of the input port operation. apply a search key data to wr0-1 to execute the search command. upon completion of a table lookup, associated data will be written to rr0; and both ml (prefix- length minus one) and hit-or-miss-hit information will be written to rr2. the command execution can be confirmed by monitoring the ccpn pin status; before proceeding with subsequent commands, ensure that the ccmpn pin is changed to low. 4.8. interruption to conduct interruption or a series thereof, set a cntl register. interruption is not accomplished unless one of the conditions is met, as described in ?6.2. register description.? for instance, setting both bit 2 and bit 0 of a cntl register to ?1? activates the interrupt operation upon completion of either the initialize command or the table fulfillment process. to clear interrupt, read stat1, which should revert each bit to ?0.?
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 13 notes: l the interrupt operation set to the bit 3 occurs only after the executions of search/insert/delete commands. no other commands are valid. l the interrupt operation set to the bit 2 occurs only after the execution of the initialize command. no other commands are valid. l the interrupt operation set to the bit 1 occurs only after the execution of either the insert or delete command when the values registered in the entry count match those of the almost full register. see the example below: example: entry count = 999 (3e7h)/almost full register = 1000 (3e8h) command entry count interruption amfln insert 1000 generated low a insert 1001 not generated low a insert 1002 not generated low a delete 1001 not generated low a delete 1000 generated low a delete 999 not generated high l the interrupt operation set to the bit 0 occurs only after the table becomes full. 4.9. typical operational flow (1) turn on the power. (2) reset input a low pulse to a rstn. (3) initialize. write ?initialize? (0004h) onto the com register (00h). wait for ccmpn to turn to low. (4) set a refresh counter: (a) write 001dh onto the wr0 (04h). (b) write the set refresh counter constant (06h) onto the com register (00h). (c) wait for ccmpn to turn to low. note: in case of 66mhz, refresh cycle time will be (31+1) * 484.8ns =15.51s.
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 14 (5) set the default associate data: (a) write ? ffffh? onto wr0 (04h). (b) write ?set default associated data? (0007h) onto the com register (00h). (c) wait for the ccmpn to low. (6) data insertion 1 (a) write 0000h onto wr0 (04h). (b) write c018h onto wr1 (05h). (c) write 1111h onto wr2 (06h). (d) write 14h onto wr4 (08h). (e) write insert (0002h) onto the com register (00h). (f) wait for ccmpn to turn to low; 192.24.0.0/21 will be registered with associated data 1111h in a table. (7) data insertion 2 (a) write 0800h onto the wr0 (04h). (b) write c018 onto the wr1 (05h). (c) write 2222h onto the wr2 (06h). (d) wrote 15h onto the wr4 (08h). (e) write insert (0002h) onto the com register (00h). (f) wait for ccmpn to turn to low; 192.24.8.0 /22 will be registered with associated data 2222h in the table. (8) data input 3 (a) write 000h onto the wr0 (04h). (b) write c018h onto the wr1 (05h). (c) write 0000h onto the wr2 (06h). (d) write 0ch onto the wr4 (08h). (e) write insert (0002h) onto the com register (00h). (f) wait for the ccmpn to turn to low; 192.24.0.0/13 will be registered in the table with associated data 0000h. (9) data lookup 1 start with 192.24.1.2 (c0180102h): result hit hon low mle [4:0] 14h out [15:0] 1111h
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 15 (10) data lookup 2 start with 192.25.1.2 (c0190102h): result: hit hon: low mle [4:0] 0ch out [15:0] 0000h (11) data lookup 3 start with 192.24.10.11(c0180a0bh): result: hit hon: low mle [4:0] 15h out [15:0] 2222h (12) data lookup 4 start with 193.24.10.11 (c1180a0bh): result: miss hit hon: high mle [4:0] 00h out [15:0] ffffh (13) data insertion 4 (a) write 0102h onto wro (04h). (b) write c018h onto wr1 (05h). (c) write 1234h onto wr2 (06h). (d) write 1fh onto the wr4 (08h). (e) write insert (0002h) onto the com register (00h); the host address 192.24.1.2 will be stored with associated data 1234h. (14) data lookup 5 start with 192.24.1.2 (c0180102h): result: hit hon: low mle [4:0] 1fh out [15:0] 1234h
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 16 (15) data lookup 6 start with 192.24.1.3 (v0180103h): result: hit hon: low mle [4:0] 1fh out [15:0] 1111h (16) data deletion (a) wait for the ccmpn to turn to low. (b) write 0000h onto the wr0 (04h). (c) write c018 onto the wr1 (05h). (d) write 0000h onto the wr2 (06h). (e) write 0ch onto the wr4 (08h). (f) write delete (0003h) onto the com register (00h); 192.24.0.0/13 will be deleted. (17) data lookup 7 start with 192.25.1.2 (c0190102h): result: miss hit hon: high mle [4:0] 00h out [15:0] ffffh
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 17 5. dram 5.1. dram specification when using KE5BLME008, ensure that the corresponding dram meets the following requirements: 16mbit edo dram (1m-word x 16-bit) l row x column = 4096 x 256 l voltage: 3.3v l ras access time: 60ns eg . toshiba tc51v16165cfts-60 5.2. connecting to dram for the connection of lme008 to dram, see fig. 5.1 below. lme008 and dram should be closely situated, so that the wiring between the two can be shortened. ensure that the dri is connected to dras, and the oe of the dram is pulled down. fig. 5.1 connection to dram dadd[9:0] ddat[15:0] dras dri dcas dwen /ras /cas /we dat[15:0] add[9:0] lme008 dram /oe add[11:10]
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 18 6. register 6.1. register map table 6.1 register address 6.2. register description com (command register) write only add [3:0] = 0h: write the 16-bit op code below in the com register for a command execution: command op code use register nop 0000h - search 0001h wr0,wr1, rr0, rr2 insert 0002h wr0, wr1, wr2, wr4 delete 0003h wr0, wr1,wr4 initialize 0004h - set almost full register 0005h wr0 set refresh counter cnstant 0006h wr0 set default associative data 0007h wr0 write dram 0008h wr0, wr1, wr2 read almost full register 0015h rr0 read refresh counter constant 0016h rr0 read default attribute 0017h rr0 read dram 0018h wr0 , wr1, rr0 read entry data 001ah wr0, rr0, rr1 return entry count 001bh rr0 table 6.2 op code register name address type com 0h write cntl 1h r/w stat0 2h read stat1 3h read wr0 4h write wr1 5h write wr2 6h write wr3 7h reserved wr4 8h write rr0 9h read rr1 ah read rr2 bh read reset fh write
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 19 stat0 (status register): add [3:0] = 01h: bit 3 1: last command complete / 0: not yet complete bit 2 1: cpu search hit / 0: cpu search miss hit bit 1 1: table almost full / 0:table not almost full bit 0 1: table full / 0:table not full default value 1x00b bit 2 is valid after the search command is executed until the next command is engaged. stat1 (interrupt status register): add [3:0] = 02h: bit 3 1: completion of search/ins/del command bit 2 1: completion of the initialize command bit 1 1: table reaching the almost full point bit 0 1: table reaching full default value 0000b this register will be cleared after reading is completed. irqn will be cleared when this register is read. cntl (control register): add [3:0] = 03h: controls the configuration of an interrupt operation. bit 3 1: enables interruption on the completion of search/ins/del command bit 2 1: enables interruption on the completion of initialize command bit 1 1: enables interruption on table reaching almost full point bit 0 1: enables interruption on table reaching full default value 0000b
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 20 wr0-4 (write register): wr0: add[3:0] = 04h wr1: add[3:0] = 05h wr2: add[3:0] = 06h wr3: add[3:0] = 08h stores the data required for the command executions. see table 6.2, ?op code? for registers specific to each command. rr0-2 (read register): rr0: add[3:0] = 09h rr1: add[3:0] = 0ah rr2: add[3:0] = 0bh the data set to rr0-rr2 is valid until the next command is engaged. rr0-rr2 has unknown values when the command with no return value to these registers is executed. reset (reset register): add [3:0] =0fh write onto this register to activate the reset command. this operation is the same as the rstn pin requiring a low pulse input.
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 21 7. command description writing the op code onto the com register (00h) enables a command execution. upon completion of the command execution, bit3 of stat0 will be changed to 1, and ccmpn to low. throughout the execution of a particular command, the execution of the other commands is prohibited; and rewriting to the wr register is also prohibited. should rewriting to either the wr register or the com register occur, the proper command execution may not be maintained. nop (op code: 0000h): no operation. search(op code: 0001h): when this command is executed, a lookup operation starts with a key value in wr0-1. upon completion of this command, associated data is written to rr0, and ml (match length minus 1) to rr2, setting a bit 3 (command complete) of stat0 to 1. the bit 15 of rr2(h) shows a lookup result, registering either ?1? as a hit or ?0? as a miss hit. wr1 wr0 15 0 15 0 ip address (31 -16 ) ip address ( 15 - 0) rr0 15 0 associated data ( 15 - 0) rr2 15 4 0 h ml ( 4-0 )
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 22 insert (op code : 0002h): to execute this command, write the entry data (ip address) to wr0-wr1, the associated data to wr2, and the pl (prefix length minus 1) to wr4. the execution of this command prompts storing these data to the table. when the insertion is completed, bit3 of stat0 will be changed to ?1,? and ccmpn to low. wr1 wr0 15 0 15 0 ip address (31 -16 ) ip address ( 15 - 0) wr2 15 0 associated data ( 15 - 0) wr4 4 0 pl( 4-0 ) delete (op code: 0003h): to execute this command, write the entry data (ip address) to wr0-wr1and pl (prefix length minus 1) to wr4. the execution of this command prompts deleting the data from the table. upon completion of the data deletion, bit3 of stat0 will be changed to ?1,? and ccpmn to low. wr1 wr0 15 0 15 0 ip address (31 -16 ) ip address ( 15 - 0) wr4 4 0 pl( 4-0 )
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 23 initialize (op code : 0004h): this command clears all entries, after which the table will become empty. upon completion of the command, the cntl register, almost full register, and refresh counter constant will maintain their current value, while stat0 will have the default; bit 3 of stat0 (command complete) will be changed to 1, and ccmpn to low. this command execution requires approximately7.8 m s at 66mhz. set almost full register (op code : 0005h): the value in wr0 is set to almost full register. upon completion of the command, bit3 of stat0 (command complete) will be changed to ?1,? and ccmpn is changed to low. when the number of entries is greater than or equal to the almost full register value, amfln will be changed to low with bit1of stat0 set to ?1.? interrupt is activated when the number of entries is equal to the almost full register value. wr0 12 0 almost full entry count ( 12-0 ) default value of almost full register is 0fffh. read almost full register (op code : 0015h): the value in almost full register is set to rr0. upon completion of the data setting to rr0, bit3 of stat0 (command complete) is changed to ?1,' and ccmpn to low. rr0 12 0 almost full entry count ( 12-0 )
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 24 set refresh counter constant (op code : 0006h): the value in wr0 is set as the refresh counter constant. when the internal counter is equal to the refresh counter constant, refresh is executed, and the internal counter cleared. 6 lsb bits are valid. upon completion of the data input to the internal register, bit3 of stat0 will be changed to ?1,? and ccmpn to low. refresh cycle time = (refresh counter constant +1) * trfc trfc = 1/f * 32 ( f : clock frequency ) example: f = 66 mhz trfc = 484.8 ns rcc = 31 (011111b) refresh cycle time = 32 * 484.8 ns = 15.51 us wr0 5 0 rcc ( 5-0 ) rcc : refresh counter constant default : 000001 b read refresh counter constant (op code : 0016h): current refresh counter constant is written to rr0. upon completion of the data setting to pr0, bit3 of stat0 will be changed to ?1,? and ccmpn to low. rr0 5 0 rcc ( 5-0 ) rcc : refresh counter constant
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 25 set default associated data (op code : 0007h): the value in wr0 is set as the default associated data, which is output when a miss hit occurs. upon completion of the data input to the internal register , bit3 of stat0 will be changed to ?1,? and ccmpn to low. wr0 15 0 default associated data ( 15 - 0) read default associated data (op code : 0017h): the default associate data is written to rr0. upon completion of the data setting to rr0, bit3 of stat0 (command complete) will be changed to ?1,? and ccmpn to low. rr0 15 0 default associate data ( 15 ? 0) write dram (op code: 0008h): the data in wr2 is written to dram. the address of dram is specified by the value in wr0-wr1. upon the completion of the command, bit3 of stat0 will be changed to ?1,? and ccmpn to low. wr1 wr0 1 0 15 0 dram address (17 ?16 ) dram address ( 15 ? 0) wr2 15 0 dram data ( 15 ? 0)
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 26 read dram (op code : 0018h): the data of dram is read and written to rr0; the address of dram is specified by the value in wr0-wr1. upon completion of the command, bit3 of stat0 will be changed to ?1,? and ccmpn to low. wr1 wr0 1 0 15 0 dram address (17 ?16 ) dram address ( 15 ? 0) rr0 15 0 dram data( 15 ? 0) read entry data (op code : 001ah): the data from the entry data is read and written to both rr0 and rr1; the address is specified by wr0. upon completion of the command, bit3 of stat0 (command complete) will be changed to ?1,? and ccmpn to low. wr0 12 0 entry address ( 12 ? 0) rr1 rr0 15 0 15 0 entry data (31 ?16 ) entry data ( 15 ? 0) return entry count (op code : 001bh): the current number of entries in the table is set to rr0. upon completion of the data setting to rr0, bit3 of stat0 will be changed to ?1,? and ccmpn to low. rr0 13 0 entry count ( 13-0 )
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 27 8. package outline 0.22 + 0.05 1 44 45 88 133 176 index 24.0 + 0.1 sq 26.0 + 0.3 sq 89 132 0.5typ 1.7max 1.4typ 0.15typ "p" detail of "p" 0.10.1 0~10 0.5 + 0.2
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 28 9. electrical characteristics 9.1. absolute maximum rating item symbol condition unit note supply voltage vdd -0.3 ~ 4.0 v input voltage vi -0.3 ~ vdd+0.3 v * output voltage vo -0.3 ~ vdd+0.3 v * i/o voltage vio -0.3 ~ vdd+0.3 v * storage temperature tstg -40 ~ +125 c note : items with * indicate that input and output are not 5v tolerant. 9.2. operating conditions item symbol minimum typical maximum unit supply voltage vdd 3.0 3.3 3.6 v ambient operating temperature ta 0 +25 +70 c 9.3. dc characteristics item symbol minimum typical maximum unit condition input low voltage vil 0.8 v input high voltage vih 2.0 v output low voltage vol 0.4 v iol = 8ma output high voltage voh 2.4 v ioh = -8ma input leakage current iil -10 m a vin = gnd output leakage current iih 10 m a vin= -vdd output leakage current ioz -10 10 m a high impedance standby current idds tbd m a dynamic operating current iddop tbd ma
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 29 9.4. ac characteristics ta = 0~70c, vdd = 3.3v 0.3v input /output port no. parameter min. max. unit 1 clock cycle time 15 100 ns 2 clk high time 5 ns 3 clk low time 5 ns 4 inp setup time to clk high 4 ns 5 clk high to inp hold time 1 ns 6 srchn setup time to clk high 4 ns 7 clk high to srchn hold time 1 ns 8 clk high to out valid 1 15 ns 9 oen low to out active 1 ns 10 oen high to out high-z 10 ns 11 clk high to odonen low 1 15 ns 12 clk high to odonen high 1 15 ns 13 clk high to mle valid 1 15 ns 14 mloen low to mle active 1 ns 15 mloen high to mle high-z 10 ns 16 clk high to mdonen low 1 15 ns 17 clk high to mdonen high 1 15 ns 18 clk high to hon valid 1 15 ns
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 30 cpu port no. parameter min. max. unit 19 add setup time to cen low 8 ns 20 cen high to add hold time 3 ns 21 dat setup time to cen high 8 ns 22 cen high to dat hold time ( write ) 3 ns 23 rwn setup time to cen low 8 ns 24 cen high to rwn hold time 3 ns 25 cen low to dat active 22 ns 26 cen low to dat valid 25 ns 27 cen high to dat hold time ( read ) 1 ns 28 cen high to ccmpn high 25 ns 29 clk high to ccmpn low 25 ns 30 clk high to fln valid 25 ns 31 clk high to amfln valid 25 ns 32 clk high to irqn low 25 ns 33 cen low to irqn high-z 4 clks +15 ns 34 cen cycle time 45 ns 35 cen high time 15 ns 36 cen low time 30 ns 37 rstn low pulse width 60 ns 38 rstn low to hon high 45 ns 39 rstn low to fln high 45 ns 40 rstn low to amfln high 45 ns 41 rstn low to ccmpn low 45 ns 42 rstn low to irqn high-z 45 ns 43 rstn low to odonen high 45 ns 44 rstn low to mdonen high 45 ns 45 cen low to hon high (reset reg . ) 45 ns 46 cen low to fln high (reset reg . ) 45 ns 47 cen low to amfln high (reset reg . ) 45 ns 48 cen low to ccmpn low (reset reg . ) 45 ns 49 cen low to irqn high-z (reset reg . ) 45 ns 50 cen low to odonen high (reset reg.) 45 ns 51 cen low to mdonen high (reset reg . ) 45 ns
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 31 dram port no. parameter min. max. unit 52 dadd setuptime to dras low 1 ns 53 dras low to dadd hold time 12 ns 54 dadd setuptime to dcas low 1 ns 55 dcas low to dadd hold time 12 ns 56 ddat setup time to dcas low (write ) 1 ns 57 dcas low to ddat hold time (write ) 12 ns 58 dras low to ddat valid (read) 60 ns 59 dras high to ddat hold time (read) 0 ns 60 dras low time 64 ns 61 dras high time 42 ns 62 dcas low time 12 ns 63 dras low to dcas low 16 ns 64 dwen low time 12 ns 65 dcas setup time to dras low (cbr) 7 ns 66 dras low to dcas hold time (cbr) 17 ns misc no. parameter min. max. unit 67 srchn low to srchn low cycles
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 32 fig. 9.1 input port timing 1 2 3 4 5 6 7 clk inp<31:0> srchn
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 33 9 clk out<15:0> valid odonen out<15:0> oen 11 12 8 10 4 clocks
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 34 fig.9.2 output port timing (1) clk mle<4:0> valid mdonen mle<4:0> mloen hon 4 clocks 16 17 13 18 14 15
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 35 fig. 9.3 output port timing (2) fig.9.4 search timing clk srchn inp<31:0> hon mdonen mle<4:0> odonen out<15:0> 28 clocks 22 clocks 4 clocks 4 clocks 18 16 17 13 11 12 8
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 36 fig. 9.5 cpu port write timing cen add<3:0> dat<15:0> rwn 20 19 21 22 23 24 35 36 34
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 37 fig. 9.6 cpu port read timing cen add<3:0> dat<15:0> rwn 20 19 25 27 23 24 35 36 34 26 valid
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 38 fig. 9.7 cpu port timing (1) clk ccmpn cen 29 28 fln amfln 30 31
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 39 fig. 9.8 cpu port timing (2) clk cen irqn 32 33 irqn
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 40 fig. 9.9 reset timing via rstn pin rstn hon fln amfln ccmpn irqn odonen mdonen 37 38 39 40 41 42 43 44
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 41 fig. 9.10 reset timing via reset register cen hon fln amfln ccmpn irqn odonen mdonen 45 46 47 48 49 50 51
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 42 fig. 9.11 dram write timing row column data dras dcas dadd<9:0> dwen ddat<15:0> 60 61 62 52 53 54 55 64 56 57 63
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 43 fig. 9.12 dram read timing (above) fig. 9.13 dram refresh timing (below) row column data dras dcas dadd<9:0> dwen ddat<15:0> 60 61 62 52 53 54 55 58 59 dras dcas 65 66 63
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 44 fig. 9.14 minimum search period clk srchn 67
kawasaki lsi 8k longest match search engine (KE5BLME008) preliminary version1.0.1 proprietary and confidential 45 kawasaki lsi reserves the right to make changes without further notice to any products herein to improve reliability, function or design. kawasaki lsi does not assume any responsibility or liability arising out of the application, use of any product, or circuit described herein; nor does it convey any license under its patent rights, copyrights, trademark rights, or any other of the intellectual property rights of kawasaki lsi or of third parties .. kawasaki lsi products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body or any other applications intended to support or sustain life; nor are they for any other applications where the failure of the kawasaki lsi products for any such unintended or unauthorized application may create a situation where personal injury or death may occur. the buyer shall indemnify and hold kawasaki lsi and its officers, employees subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that kawasaki lsi was negligent regarding the design or manufacture of the parts. for more information or questions regarding kawasaki lsi products, contact the addresses below: kawasaki lsi u.s.a. inc. 2570 north first street, suite #301 san jose, ca 95131 tel. (408) 570-05555 fax (408) 570-0567 e-mail: info@klsi.com 501 edgewater dr., suite 510 wakefield, ma 01880 tel. (617) 224-4201 fax (617) 224-2503 kawasaki steel corporation makuhari techno-garden b5 1-3 nakase minami- ku, chiba 261-01 japan tel. (81)-43-296-7432 fax (81)-43-296-7419

▲Up To Search▲

Price & Availability of KE5BLME008

	To Download KE5BLME008 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .